SpinalHDL
1 / 1
View past submissionsLeaderboard
Back to problem

Leaderboard

#UserLanguage
Latency
ns
Throughput
MHz
Area
μm²
Score
1LVK-96Verilog69.68 (18 cycles)14.35 (5.6%)110099.03
2iracigtHardCaml95.42 (7 cycles)14.67 (20.0%)1338685.60
3nbstrongVHDL114.73 (8 cycles)1246452.59
4L-SherryAmaranth167.05 (9 cycles)1749349.16
5Bhavin BhavaniVerilog213.36 (1 cycles)4.69 (100.0%)4983469.92
6shantanu-specVerilog213.36 (1 cycles)4983442.95
7ravenVerilog213.36 (1 cycles)4983442.95
8Eric Santigosa LepeVerilog213.36 (1 cycles)4983442.95
9OVHDL213.36 (1 cycles)4983442.95
10JoGeiVerilog213.69 (1 cycles)4.68 (100.0%)5085469.81
Page 1