Latchup
Problems
Community
SpinalHDL Docs
VHDL Tutorial
Verilog Tutorial
Login
SpinalHDL
VHDL
Verilog
Reset from template
//class Io extends Bundle { // val i = slave Stream(new Bundle { // val p0 = TupleBundle2(SInt(8 bits), SInt(8 bits)) // val p1 = TupleBundle2(SInt(8 bits), SInt(8 bits)) // }) // val o = master Flow(Fragment(TupleBundle2(SInt(8 bits), SInt(8 bits)))) //} import spinal.core._ import spinal.lib._ case class Solution() extends Component { val io = new Io() // Your code here }
View past submissions
Leaderboard
Submit
Back to problem
Leaderboard
#
User
Latency (cycles)
Max Frequency (MHz)
Area (μm²)
Previous
Next