Division - Latchup

1 / 1

Leaderboard

#	User	Language	Latency▼ ns	Throughput MHz	Area μm²	Score
1	LVK-96	Verilog	69.68 (18 cycles)	14.35 (5.6%)	1100	88.37
2	j-nac	Verilog	88.81 (8 cycles)	12.87 (14.3%)	21050	72.49
3	iracigt	HardCaml	95.42 (7 cycles)	14.67 (20.0%)	13386	74.95
4	nbstrong	VHDL	114.73 (8 cycles)	—	12464	52.59
5	Julian Kemmerer	Pypeline	149.08 (1 cycles)	6.71 (100.0%)	228005	55.41
6	vishu	Verilog	150.16 (1 cycles)	6.66 (100.0%)	372305	52.98
7	L-Sherry	Amaranth	167.05 (9 cycles)	—	17493	49.16
8	Bhavin Bhavani	Verilog	213.36 (1 cycles)	4.69 (100.0%)	49834	59.27
9	shantanu-spec	Verilog	213.36 (1 cycles)	—	49834	42.95
10	Eric Santigosa Lepe	Verilog	213.36 (1 cycles)	—	49834	42.95

Page 1