Latchup
Problems
Community
SpinalHDL Docs
VHDL Tutorial
Verilog Tutorial
Login
SpinalHDL
VHDL
Verilog
Reset from template
//class Io extends Bundle { // val i = slave Stream(new Bundle { // val dividend = UInt(32 bits) // val divisor = UInt(32 bits) // }) // val o = master Flow(TupleBundle2(UInt(32 bits), UInt(32 bits))) //} import spinal.core._ import spinal.lib._ case class Solution() extends Component { val io = new Io() // Your code here }
View past submissions
Leaderboard
Submit
Back to problem
Leaderboard
#
User
Latency (cycles)
Max Frequency (MHz)
Area (μm²)
1
knapheide
4
4.46602
55937
2
knapheide
6
4.44991
62359
Previous
Next