SpinalHDL
1 / 1
View past submissionsLeaderboard
Back to problem

Leaderboard

#UserLanguage
Latency
ns
Throughput
MHz
Area
μm²
Score
1iracigtHardCaml95.42 (7 cycles)14.67 (20.0%)1338697.37
2nbstrongVHDL114.73 (8 cycles)1246464.36
3L-SherryAmaranth167.05 (9 cycles)1749360.93
4Bhavin BhavaniVerilog213.36 (1 cycles)4.69 (100.0%)4983481.69
5Eric Santigosa LepeVerilog213.36 (1 cycles)4983454.72
6ravenVerilog213.36 (1 cycles)4983454.72
7OVHDL213.36 (1 cycles)4983454.72
8shantanu-specVerilog213.36 (1 cycles)4983454.72
9JoGeiVerilog213.69 (1 cycles)4.68 (100.0%)5085481.58
10Jamayne Gyimah-DanquahSpinalHDL215.43 (1 cycles)4.64 (100.0%)4987081.60
Page 1