SpinalHDL
1 / 1
View past submissionsLeaderboard
Back to problem

Leaderboard

#UserLanguage
Latency
ns
Throughput
MHz
Area
μm²
Score
1SolowYolowVHDL62.05 (1 cycles)16.12 (100.0%)1149588.81
2Vegard EriksenAmaranth89.54 (1 cycles)2213858.65
3aejVHDL113.91 (1 cycles)8.78 (100.0%)10047072.54
4JoGeiVerilog123.94 (1 cycles)8.07 (100.0%)2689378.07
5nbstrongVHDL141.14 (18 cycles)730161.80
6ciccio-87PipelineC161.19 (1 cycles)6.20 (100.0%)23557165.10
7Ivan Buda ManduraVerilog178.94 (18 cycles)1052858.90
8Steve HooverTL-Verilog183.11 (17 cycles)849459.82
9Julian KemmererPipelineC187.50 (1 cycles)5.33 (100.0%)19027564.68
10Jones MaoVerilog196.62 (20 cycles)5.35 (5.3%)1209177.72
Page 1