SpinalHDL
1 / 1
View past submissionsLeaderboard
Back to problem

Leaderboard

#UserLanguage
Latency▼
ns
Throughput
MHz
Area
μm²
Score
1Julian KemmererPypeline32.86 (2 cycles)60.86 (100.0%)257957163.85
2JLNuijensSpinalHDL55.61 (1 cycles)17.98 (100.0%)1345180.74
3SolowYolowVHDL62.05 (1 cycles)16.12 (100.0%)1149580.44
4vishuVerilog69.04 (17 cycles)246.24 (100.0%)8055183.68
5Vegard EriksenAmaranth89.54 (1 cycles)11.17 (100.0%)2213873.76
6N1PEVerilog89.78 (17 cycles)189.36 (100.0%)6164082.44
7ciccio-87Verilog89.78 (17 cycles)189.36 (100.0%)6216982.39
8aejVHDL113.91 (1 cycles)8.78 (100.0%)10047064.17
9JoGeiVerilog123.94 (1 cycles)8.07 (100.0%)2689369.70
10nbstrongVHDL141.14 (18 cycles)7.50 (5.9%)730174.99
Page 1