Latchup
Problems
Leaderboards
Community
Help
SpinalHDL Docs
VHDL Tutorial
Verilog Tutorial
Login
Latchup
Problems
Leaderboards
Community
Help
SpinalHDL Docs
VHDL Tutorial
Verilog Tutorial
Login
SpinalHDL
Amaranth
(0.5)
Bluespec Classic
(2024.07)
Bluespec SV
(2024.07)
Chisel
(7.7.0)
Clash
(1.8)
CoHDL
(0.2.4)
HardCaml
(0.17.1)
Logisim
(4.0.0)
PipelineC
(unstable-122eb8f)
Pypeline
(unstable-122eb8f)
ROHD
(0.6.8)
Spade
(0.16.0)
SpinalHDL
(1.12.3)
TL-Verilog
(SandPiper API)
VHDL
(ghdl 5.1.1)
Verilog
(yosys 0.55)
Veryl
(0.17.1)
XLS
(0.51.0)
Reset from template
import spinal.core._ import spinal.lib._ // Stream-based solution component // // Input stream interface: // io.i.ready (output): Assert when ready to accept input // io.i.valid (input): Asserted when input data is valid // io.i.payload.* (input): Input payload fields // // Output interface: // io.o.valid (output): Assert when output data is valid // io.o.payload* (output): Output payload fields // // Handshaking: Data transfers when both ready and valid are high case class Solution() extends Component { val io = new Bundle { val i = slave Stream(new Bundle { val N = UInt(20 bits) }) val o = master Flow(UInt(32 bits)) } // Your code here }
▶
Testcase
‹
1 / 1
›
+
−
>_
Edit locally
View past submissions
Leaderboard
Run
Submit
Back to problem
Leaderboard
#
User
Language
Latency
▼
ns
Throughput
MHz
Area
μm²
Score
1
fayalalebrun
SpinalHDL
455.85 (11 cycles)
—
28069
64.05
2
Ivan Buda Mandura
Verilog
503.53 (12 cycles)
0.88 (3.7%)
32678
95.08
3
sam-shahrestani
Verilog
712.26 (60 cycles)
1.11 (1.3%)
17614
97.48
4
JoGei
Verilog
1742.07 (46 cycles)
0.50 (1.9%)
16926
89.52
5
JoGei/esel-proc
Verilog
3561343.23 (12829 cycles)
0.00 (0.0%)
927450
13.90
← Previous
Page 1
Next →