Latchup
Problems
Leaderboards
Community
Help
SpinalHDL Docs
VHDL Tutorial
Verilog Tutorial
Login
Latchup
Problems
Leaderboards
Community
Help
SpinalHDL Docs
VHDL Tutorial
Verilog Tutorial
Login
SpinalHDL
Amaranth
(0.5)
Bluespec Classic
(2024.07)
Bluespec SV
(2024.07)
Chisel
(7.7.0)
Clash
(1.8)
CoHDL
(0.2.4)
HardCaml
(0.17.1)
Logisim
(4.0.0)
PipelineC
(unstable-122eb8f)
Pypeline
(unstable-122eb8f)
ROHD
(0.6.8)
Spade
(0.16.0)
SpinalHDL
(1.12.3)
TL-Verilog
(SandPiper API)
VHDL
(ghdl 5.1.1)
Verilog
(yosys 0.55)
Veryl
(0.17.1)
XLS
(0.51.0)
Reset from template
import spinal.core._ import spinal.lib._ // Stream-based solution component // // Input stream interface: // io.i.ready (output): Assert when ready to accept input // io.i.valid (input): Asserted when input data is valid // io.i.payload.* (input): Input payload fields // // Output interface: // io.o.valid (output): Assert when output data is valid // io.o.payload* (output): Output payload fields // // Handshaking: Data transfers when both ready and valid are high case class Solution() extends Component { val io = new Bundle { val i = slave Stream(new Bundle { val k = UInt(4 bits) val nums = Fragment(SInt(32 bits)) }) val o = master Flow(Fragment(UInt(8 bits))) } // Your code here }
▶
Testcase
‹
1 / 1
›
+
−
>_
Edit locally
View past submissions
Leaderboard
Run
Submit
Back to problem
Leaderboard
#
User
Language
Latency
▼
ns
Throughput
MHz
Area
μm²
Score
1
piasa-dev
Verilog
45.72 (7 cycles)
153.12 (100.0%)
60282
98.98
2
fayalalebrun
SpinalHDL
68.11 (5 cycles)
73.42 (100.0%)
171766
88.49
3
Julian Kemmerer
PipelineC
79.53 (8 cycles)
100.59 (100.0%)
798800
81.87
4
Ivan Buda Mandura
Verilog
155.36 (5 cycles)
32.18 (100.0%)
98753
83.22
5
JoGei
Verilog
372.81 (5 cycles)
13.41 (100.0%)
214308
71.08
6
JoGei/esel-proc
Verilog
5072249.39 (18059 cycles)
0.00 (0.0%)
893532
20.37
← Previous
Page 1
Next →