Roulette - Latchup

1 / 1

View past submissions Leaderboard

Back to problem

Leaderboard

	#	User	Language	Latency▼ ns	Throughput MHz	Area μm²	Score
	1	piasa-dev	Verilog	9367.60 (1005 cycles)	0.11 (0.1%)	16119	95.28
	2	Ivan Buda Mandura	Verilog	24601.00 (1000 cycles)	—	10393	59.41
	3	MichaelBell	Spade	38167.75 (2414 cycles)	—	6128	59.84
	4	ciccio-87	PipelineC	262431.00 (1000 cycles)	0.00 (0.1%)	952132	43.59

Page 1