Latchup
Problems
Community
Help
SpinalHDL Docs
VHDL Tutorial
Verilog Tutorial
Login
Latchup
Problems
Community
Help
SpinalHDL Docs
VHDL Tutorial
Verilog Tutorial
Login
SpinalHDL
SpinalHDL
VHDL
Verilog
Reset from template
//class Io extends Bundle { // val i = slave Stream(new Bundle { // val stream = Fragment(UInt(8 bits)) // }) // val o = master Flow(Fragment(UInt(8 bits))) //} import spinal.core._ import spinal.lib._ case class Solution() extends Component { val io = new Io() // Your code here }
Edit locally
Submit from your terminal using curl:
Log in to get your API token
View past submissions
Leaderboard
Submit
Back to problem
Leaderboard
#
User
Latency
▼
cycles
Max Frequency
MHz
Area
μm²
1
fayalalebrun
21
68.27
7453
← Previous
Page 1
Next →