SpinalHDL
1 / 1
View past submissionsLeaderboard
Back to problem

Leaderboard

#UserLanguage
Latency▼
ns
Throughput
MHz
Area
μm²
Score
1nbstrongVerilog62.30 (18 cycles)288.93 (100.0%)458799.60
2piasa-devVerilog64.46 (18 cycles)279.25 (100.0%)466799.19
3astroC86Verilog83.18 (18 cycles)216.40 (100.0%)516596.25
4Vegard EriksenAmaranth91.46 (18 cycles)—834261.90
5JoGeiVerilog111.57 (23 cycles)206.14 (100.0%)1497089.48
6Julian KemmererPipelineC120.99 (28 cycles)231.43 (100.0%)3750385.23
7N1PEVerilog123.88 (36 cycles)290.61 (100.0%)5708484.20
8psmearsAmaranth127.70 (21 cycles)164.45 (100.0%)1686587.17
9yrorVerilog272.36 (18 cycles)66.09 (100.0%)1230280.67
10fayalalebrunSpinalHDL307.62 (21 cycles)—745356.61
Page 1